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Abstract
Multilevel inverter (MLI) is a proven technology used for industrial applications due to low output total harmonic distortion
(THD), high power handling capability and low active device rating. Dual output inverter is a recent trend associated with inverter
topologies for specialized applications. This paper deals with three phase three level dual input dual output inverter topology with
minimum active device count. Reduction in switch count leads to reduction in losses and improves reliability. Both the input sources
share power equally as neutral point current ripple is maintained low. For further reduction in switching losses at higher switching
frequencies, the concept of “no switching zone” or discontinuous pulse width modulation (DPWM) has been put forth recently. This
paper proposes modification in the placement of “no switching zone” in order to optimize switching losses and output THD (output
filtering requirements) for low power factor load. This study also proposes novel graphical approach to analyze the loss reduction
along with its effect on output THD. The sinusoidal PWM (SPWM) is used which gives satisfactory switching loss reduction without
complex calculations. Moreover, the proposed topology is generalized to provide dual output at higher voltage levels. It is seen that
the components reduction phenomenon becomes more pronounced as number of levels goes on increasing. The proposed converter
is simulated in MATLAB software environment and results are obtained.
© 2016 Electronics Research Institute (ERI). Production and hosting by Elsevier B.V. This is an open access article under the CC
BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
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1.  IntroductionPresently multilevel inverters are the preferred choice for high-voltage and high-power applications in industry. There
are different topologies have been reported for multilevel inverters depending upon level of output voltage, number
of inputs/outputs and number of active semiconductor devices. These are cascaded multilevel inverter, generalized
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Nomenclature
List  of  symbols
L-L line t line
SW1 to SW9 IGBT switches
SW10 to SW27 bidirectional IGBT switches
M1 Method 1
M2 Method 2
M3 Method 3
Vs1 Voltage Source 1
Vs2 Voltage Source 2
Vs3 Voltage Source 3
Vs4 Voltage Source 4
C1 and C2 capacitors
L1 and L2 inductors
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PVR, VY and VB three phase voltages
ultilevel converter/inverter topology and its derivations to other topologies (diode clamped, flying capacitors, modular
ultilevel converter and Marx multilevel converter, etc.) (Peng et al., 2010; Mittal et al., 2012).
Single input dual output nine-switch inverter that can independently control amplitude and frequency for two three
hase loads is proposed (Kominami and Fujimoto, 2007). A dual input dual output Z-source inverter is proposed
Dehghan et al., 2010). This inverter can control two AC load using two DC sources. A nine-switch three-level Z-
ource inverter is proposed which reduces the number of switches and retains capabilities such as voltage boosting
nd low harmonic content (Masoudian and Farjah, 2013). A new inverter having two three-phase three-level outputs
s presented (Haruna and Hoshi, 2014). The proposed inverter can drive two permanent magnet synchronous motor
PMSMs) with three-level phase voltage having less voltage and current harmonics distortion and the voltage stress
f each switching devices. A single DC source inverter handling phase and magnitude of the two AC outputs with
ifferent frequencies is proposed (Scott et al., 2014). However, the above mentioned topologies fail to provide dual
utputs and line to line three level voltages with minimum switch count as shown in Table 1.
Switching losses is a dominating factor in total losses as switching frequency goes on increasing. There are two
ethods available for reducing the switching losses. First method is by employing new type of switching technique
uch as zero current switching (ZCS) or zero voltage switching (ZVS) that require additional hardware.
Another method to reduce the switching losses by using advanced PWM control techniques like selective harmoniclimination, and space-vector pulse width modulation (SVPWM) that require the complex mathematical calculations.
 new PWM method for the three-level inverter with an ability to reduce the switching loss is introduced (Kaku
t al., 1997). The reduced switching loss closed loop PWM technique is proposed to reduce switching losses without
able 1
omparison of different MLI topologies.
ultilevel inverter topologies No. of O/Ps O/P voltage level (L-L) No. of active devices
iode clamped MLI (Peng et al., 2010; Mittal et al., 2012) 1 3 12
laying Capacitor MLI (Peng et al., 2010; Mittal et al., 2012) 1 3 12
ascaded MLI (Peng et al., 2010; Mittal et al., 2012) 1 3 24
eneralized MLI (Peng et al., 2010; Mittal et al., 2012) 1 3 18
ine switch Inverter (Kominami and Fujimoto, 2007) 2 2 9
odified nine switch inverter (Dehghan et al., 2010) 2 2 9
ine switch three level inverter (Masoudian and Farjah, 2013) 1 3 9
hree-level twin drive inverter (Haruna and Hoshi, 2014) 2 3 21
hree level Marx Inverter (Scott et al., 2014) 2 3 and 2 15
roposed three level inverter 2 3 15
400 N.B. Deshmukh et al. / Journal of Electrical Systems and Information Technology 3 (2016) 398–410Fig. 1. Proposed dual input three level dual output inverter.
sensing load power factor angle (Chaturvedi et al., 2011). The carrier-based neutral point potential (NPP) regulator is
designed so as to effectively reduce the switching losses of the three-level inverter without any complex mathematical
expressions (Chaturvedi et al., 2014). A novel randomized control strategy for three-phase voltage source inverters is
described (Trrynadlowski et al., 1997). In this control strategy, an implicit asymmetrical modulating function results in
switching losses in the inverter being reduced by about half in comparison with those using the classical space vector
pulse width modulation method.
In this paper, an extended dual input dual output three level inverter topology is proposed. To obtain three level
output voltage a topological modification is done in conventional nine switch inverter by connecting six bidirectional
switches in between sources and nine switches as shown in Fig. 1. Z source is integrated with sources and proposed
inverter to provide buck-boost operation from DC link as shown in Fig. 2. The reduction of power switches will reduce
system cost and improve the efficiency as well as reliability. The comparison of different MLI topologies with respect
to no. of outputs, line to line output voltage level and no. of active devices required is given in Table 1.
To improve the system efficiency, reduction of switching losses is most desirable; as at higher switching frequency
switching losses become dominant. The sinusoidal pulse width modulation technique is used to control the proposed
Fig. 2. Proposed dual input three level dual output inverter with Z source network.
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onverter. The concept of “no switching zone” is proposed recently. The researchers have placed this “no switching
one”/“dead band” of 60◦ at the peak of fundamental load voltage and fundamental load current (Kaku et al., 1997;
haturvedi et al., 2011, 2014; Trrynadlowski et al., 1997). The drawbacks associated with these methods are as
ollows: In case of placing “no switching zone” at peak of load voltage, output THD is minimum yet the switching loss
eduction is not significant for low power factor load. In case of placing “no switching zone” at peak of load current,
he switching loss reduction is significant at all load power factors yet the output THD is poor. The study presents an
ptimized solution of placing “no switching zone” at the peak of fundamental load power and gives graphical analysis
o support the conclusions.
Impedance source networks (ZS) and their applications are not authors’ contributory work and hence are out of
cope of this study. For further clarification, readers are requested to go through (Siwakoti et al., 2015a,b).
.  Control  technique  for  proposed  inverter
The control technique of the proposed topology is a combination of the control techniques proposed for nine switch
ual output inverter and nine switch three level inverter. Here there are two modified sine waves and two triangular
aves (per phase) used for comparison. Upper sine wave is always compared with upper triangular wave. Lower sine
ave is always compared with lower sine wave. There are two sinusoidal envelopes with frequency thrice that of
odulating sinusoidal signal are used to generate the shoot through state. When the upper triangular wave is greater
han the upper envelope or when the lower triangular wave is lesser than the lower envelope, shoot through (ST) state
s applied (Siwakoti et al., 2015a,b). Here when upper sine wave is greater than the upper triangular wave, SW1 is
urned on. When lower sine wave is lesser than the lower triangular wave, SW7 is turned on. The pulses given to SW4
re logic XOR of the pulses given to SW1 and SW7. The pulses given to SW10, SW13 are same and they are obtained
y logic NOR of the pulses given to SW1 and SW7. In case of shoot through state, SW1 to SW9 are closed and SW10
o SW15 are opened. Fig. 3(A) shows switching of inverter phases based on sine carrier comparison. Fig. 3(B) shows
witching of inverter phases based on sine carrier comparison in “no switching zone”. “+” sign indicates phase being
onnected to positive maxima of input voltage whereas “−” sign indicates phase being connected to negative maxima
f input voltage. “0” sign indicates phase being connected to the neutral point or midpoint of input voltage sources.
.  Switching  loss  calculation
Consider the switching waveforms of the insulated gate bipolar transistor (IGBT) voltage VCE and the current IE,
orresponding to the turn- on and turn-off time. During each transition from on to off, and vice versa, the transistor
as simultaneously high voltage and current, as per the switching waveforms. The instantaneous power loss PSW(t) in
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the transistor is the product of VCE and IE. Then the switching power loss for one fundamental waveform is given as
Eq. (1)
PSW(t) = 12VinIo(tC(on) +  tC(off))fs (1)
where tC(on) and tC(off) are the rise and the fall times associated with the IGBT voltage and current, Vin is the DC link
voltage seen by switch during transition, Io is the load current flowing through switch and fs is the switching frequency
(Mohan, 2003).
4.  Analysis  of  switching  losses
Switching frequency selection is a trade-off between switching losses and output harmonic performance. Under
these circumstances, it is highly desirable to reduce switching losses by using appropriate placement of “no switching
zone”.
To reduce the switching losses, there is insertion of “no switching” zone within each half cycle of fundamental
wave. In the “no switching zone” of a particular switch, the switch is made continuously turned on. Using the proposed
method, every phase of the inverter can be continuously switched on for 120◦ of which 60◦ for positive half cycle and
60◦ for negative half cycle.
This “no switching zone” can be placed in accordance with
Method 1: Peak of fundamental load voltage.
Method 2: Peak of fundamental load current.
Method 3: Peak of fundamental load power.
Here a “no switching zone” of 60◦ is introduced to each switch SW1 to SW3 and SW7 to SW9. So there are
six “no switching zones”, each of the duration 60◦ symmetrically placed in a complete cycle of 360◦. Due to such
placement, switching of SW1 to SW3 and SW7 to SW9 is reduced by 16.66% of a cycle; Switching of SW4 to
SW6 and SW10 to SW15 are reduced by 33.33% of a cycle. The positions of “no switching zone” are given by
Figs. 4–6.
The voltage across the switch during transition will always remain the same; it is assumed to be 1 p.u. (per unit).
The load current supplied by switch will vary in sinusoidal fashion. The product of these quantities will be directly
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Fig. 5. No switching zone for fundamental load current.
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roportional to the switching power loss taking place in switch in one fundamental cycle, as seen from Eq. (1). If product
f power and time is considered; it can be concluded that the nature of instantaneous energy loss in the switches is
quivalent to the net magnitude of area enclosed by the power curve with time axis. This basis is used for comparison
f losses.
When a “no switching zone” is inserted, the switching power loss will be replaced by conduction losses as the switch
s made continuously on. Conduction losses are very less, when compared to switching losses at very high switching
requencies and low load current applications. Therefore, total losses in the “no switching zone” are assumed to be
pproximately zero.
From the total area enclosed by power curve with X  axis is subtracted by the area that comes under “no switching
one”, an area is obtained proportional to the switching energy losses in one fundamental cycle. It is termed as loss
rea of that particular method. Loss areas are compared for Method 1, Method 2 and Method 3 which is shown in
igs. 7–9 respectively. The method having least loss area will be the most effective in terms of switching loss reduction.
s “no switching zone” is placed symmetrically in positive and negative half of the fundamental wave, calculations
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Fig. 7. Loss area with Method 1.
Fig. 8. Loss area with Method 2.
Fig. 9. Loss area with Method 3.
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re restricted to positive half cycle only. Taking help of the symmetry of the waveform, it is possible to extend the
alculations.
Let θ be the angle by which fundamental load voltage leads fundamental load current.
For θ  < 60◦,
Loss area of conventional SPWM method, termed as A1
y(x) =  1 sin(x  −  θ) (2)
A1 =  2
[∫ π
θ
ydx  −
∫ θ
0
ydx
]
(3)
Loss area of Method 1 is
=  2
[
A1
2
−
∫ 2π/3
π/3
ydx
]
(4)
Loss area of Method 2 is
=  2
[
A1
2
−
∫ ((π/2)+θ)+(π/6)
((π/3)+θ)−(π/6)
ydx
]
(5)
Loss area of Method 3 is
=  2
[
A1
2
−
∫ ((π+θ)/2)+(π/6)
((π+θ)/2)−(π/6)
ydx
]
(6)
For θ  > 60◦, let the loss area of conventional SPWM method is termed as A2
A2 =  2
[∫ π
θ
ydx  −
∫ θ
0
ydx
]
(7)
Loss area of Method 1 is
=  2
[
A2
2
−
[∫ 2π/3
θ
ydx  −
∫ θ
π/3
ydx
]]
(8)
Loss area of Method 2 is
=  2
[
A2
2
−
[∫ π
((π+θ)/2−(π/6)
ydx  −
∫ ((π+θ)/2+(π/6)
π
ydx
]]
(9)
Loss area of Method 3 is
=  2
[
A2
2
−
∫ ((π/2)+(θ/2))+(π/6)
((π/2)+(θ/2))−(π/6)
ydθ
]
(10)
Now effectiveness of three methods are compared as per load power factor variation at fixed switching frequency
ith voltage and current kept constant at 1 p.u. Fig. 10 shows the percentage loss area of each method when loss area
f Method 2 is considered as 100%. The Variation is shown for 60◦ lagging power factor angle to 60◦ leading power
actor angle.
.  Effects  of  loss  reduction  methods  on  output  THD
The modulating signal is true replica of the output fundamental voltage. Hence, it is considered that the output
oltage THD is directly proportional to the THD of modulating signal. Here carrier frequency components of output
oltage are ignored as carrier frequency is kept constant for all loss reduction methods. Fig. 11 shows the percentage
utput THDs (Y  axis) of each method when load and other circuit parameters are kept same. The variation is shown
or 60◦ lagging power factor angle to 60◦ leading power factor angle.
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Fig. 10. Comparison of Method 1 (M1), Method 2 (M2), Method 3 (M3).Fig. 11. Comparison of Method 1 (M1), Method 2 (M2) and Method 3 (M3).
6.  Extension  of  proposed  converter  structure
The proposed dual output converter can be seen as insertion of bidirectional switches to basic nine switch topology
to increase the voltage levels in output. These switches are connected to the midpoint of the DC link to ensure the equal
magnitude of voltage steps in output voltage waveform. This concept can be extended by further division of DC link
and connection of bidirectional switches from each point to each output. Five level (nine levels in line to line voltage)
dual output concept is shown in the Fig. 12. The DC link is now divided in four equal parts and bidirectional switches
are inserted to increase the output voltage levels. Similarly the proposed concept can theoretically be extended to form
N number dual output structure.
The reduction in the number of components becomes more significant as level goes on increasing. If five level
dual output is to be generated by diode clamped concept, 48 switches and large number of clamping diodes will be
required. If five level dual output is to be generated by flying capacitor concept, 48 switches and large number of flying
capacitors. The proposed structure uses only 27 active switches to realize the same output voltage.
The control of the five level structure is extension of SPWM technique discussed in Section 2. Three level structure
requires two modified sinusoids and two carrier signals to control active switches one phase. Five level structure requires
two modified sinusoids and four carrier signals to control active switches of one phase. These four carrier signals are
in phase, having equal magnitude and will be spaced so as to form a continuous band. This control technique can also
be easily extended to further levels facilitating easy and low cost implementation. As the number of voltage levels
goes on increasing, the distribution of the P-type switching states (charging effect on capacitors) and N-type switching
states (discharging effect on capacitors) is not maintained uniform. So additional computational efforts or additional
circuitry might be required to balance the DC link capacitor voltages, which again is not new for multilevel inverter
structures.
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Fig. 12. An extended dual input five level dual output inverter.
Fig. 13. Line voltage and current without Z source for output 1.
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Fig. 14. Line voltage and current without Z source for output 2.
Fig. 15. Line voltage and current with M3 (output 1, ZS).Fig. 16. Line voltage and current with M3 (output 2, ZS).
7.  Simulation  parameters  and  results
Simulation parameters used in this paper are as follows:
Input voltage Vs1 and Vs2 is 100 V each and load power factor (RL load) is 0.866. Inductors and capacitors of Z
source network are 3 mH and 1 mF respectively. Switching frequency (fs) is 10 kHz and output frequency of inverter
is 50 Hz. The modulation index for both outputs is 0.93.The simulation results of proposed dual input dual output three level inverter for proposed method is shown as
follows. Figs. 13 and 14 show three level line to line output voltages of output 1 and output 2 without Z  source network
and its three phase current respectively. Figs. 15 and 16 show three level line to line output voltages of output 1 and
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Fig. 17. input side DC link capacitor voltages.
Fig. 18. Five level line to line voltage and current of output 1.
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sFig. 19. Five level line to line voltage and current of output 2.
utput 2 with Z  source network and its three phase current respectively. Fig. 17 shows input side DC link capacitor
oltages. The neutral point ripple is maintained low as the P-type switching states and N-type switching are distributed
niformly in each fundamental cycle. Figs. 18 and 19 show five level line to line voltages of output 1 and output 2
ithout Z  source and its three phase current respectively having each voltage source (Vs1, Vs2, Vs3 and Vs4) is of
00 V.
.  ConclusionThe paper developed an extended dual input dual output three level inverter with minimum switch count. The
witching loss is reduced by placing of “no switching zone” at appropriate location. The paper analyzes switching loss
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reduction by conventional placement of “no switching zone” and proposes a new method with optimized switching
loss reduction and output harmonic performance. From Fig. 10, it is quite clear that the loss reduction performance of
proposed method is close to that of Method 2 whereas Method 2 gives least switching loss performance. From Fig. 11, it
is quite clear that the output harmonic performance of proposed method is in between Method 1and Method 2 whereas
Method 1 gives minimum output THD. Moreover, the proposed topology is generalized to provide dual output at higher
voltage levels. It is seen that the components reduction phenomenon becomes more pronounced as number of levels
goes on increasing. Despite of several advantages offered, the proposed topology suffers disadvantages such as low
DC link utilization and higher device rating, which is not new for component minimized topologies. The proposed
converter finds applications in renewable energy grid integration, industrial drives and home appliances with unique
advantages such as high power handling capability, increased voltage level and reduced switching losses as well as
switch count.
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